

DEREE COLLEGE SYLLABUS FOR:									
ITC 2086 COMPUTER SYSTEM ARCHITECTURE									
(Previously: ITC 2186 COMPUTER SYSTEM ARCHITECTURE)									
(Updated Fall 2023)									
	3/0/3								
	UK LEVEL: 4								
	UK CREDITS: 15								
PREREQUISITES:	None.								
COREQUISITES:	None.								
CATALOG DESCRIPTION:	Computer architecture. Digital circuits and components. Types of data representation. Computer organisations and design. Logic design.								
RATIONALE:	The course is designed to introduce students to the design of computer hardware. Emphasis is placed on microcomputer architecture techniques. The course is suitable for students who aim for a career in computer science, information technology, computer hardware engineering.								
LEARNING OUTCOMES:	As a result of taking this course, the student should be able to: <ol style="list-style-type: none"> 1. Distinguish among numeric systems and data representation coding schemes. 2. Explain, identify and construct digital logic circuits. 3. Outline the design of combinational and sequential circuits. 4. Define the different memory types. 								
METHOD OF TEACHING AND LEARNING:	In congruence with the teaching and learning strategy of the college, the following tools are used: <ul style="list-style-type: none"> • Classroom lectures, discussions, and review of real-world cases based on specific theoretical concepts. Laboratory practical sessions. • Office hours: Students are encouraged to make full use of the office hours of their instructor, where they can ask questions and go over lecture material. • Use of the Blackboard Learning platform, where instructors post lecture notes, assignment instructions, timely announcements, as well as additional resources. 								
ASSESSMENT:	<p>Summative:</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>1st assessment: Coursework design and implementation of a digital circuit.</td> <td style="text-align: center;">30%</td> </tr> <tr> <td>2nd assessment: Portfolio of student work and oral assessment</td> <td style="text-align: center;">10%</td> </tr> <tr> <td>Final assessment: Final exam short essay questions and mathematical problems</td> <td style="text-align: center;">60%</td> </tr> </table> <p>Formative:</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>In-class and take home short problems, questions and mathematical problems</td> <td style="text-align: center;">0%</td> </tr> </table> <p>The formative assessments aim to prepare students for the summative assessments and expose them to teamwork. The 1st summative assessment tests the LOs 1, 2, 3. The 2nd summative assessment tests the LOs 1-4. The final summative assessment tests the LOs 1-4.</p> <p><i>The final grade for this module will be determined by averaging all</i></p>	1 st assessment: Coursework design and implementation of a digital circuit.	30%	2 nd assessment: Portfolio of student work and oral assessment	10%	Final assessment: Final exam short essay questions and mathematical problems	60%	In-class and take home short problems, questions and mathematical problems	0%
1 st assessment: Coursework design and implementation of a digital circuit.	30%								
2 nd assessment: Portfolio of student work and oral assessment	10%								
Final assessment: Final exam short essay questions and mathematical problems	60%								
In-class and take home short problems, questions and mathematical problems	0%								

	<p><i>summative assessment grades, based on predetermined weights for each assessment. If students pass the final summative assessment, which tests all Learning Outcomes for this module, and the average grade for the module is 40 or above, students are not required to resit any failed assessments.</i></p>
INDICATIVE READING:	<p>REQUIRED READING:</p> <ol style="list-style-type: none"> 1. Mano, M, Kime, C, Martin T. (2016). <i>Logic and Computer Design Fundamentals</i> (5th edition). Pearson. <p>RECOMMENDED READING:</p> <ol style="list-style-type: none"> 1. Mano, M. (1992). <i>Computer System Architecture</i> (3rd edition). Prentice-Hall Booth Grayce M. (1980). <i>The Distributed System Environment</i>, McGraw Hill. 2. Marcovitz B. Alan (2009). <i>Introduction to Logic Design</i> (3rd edition), McGraw Hill. 3. Stallings William (2012). <i>Computer Organization and Architecture</i> (9th edition), Prentice Hall. 4. Stone Harold (1980). <i>Introduction to Computer Architecture</i>, Science Research Associates. 5. Willis N., Kerridge J. (1983). <i>Introduction to Computer Architecture</i>, Pitman.
INDICATIVE MATERIAL: (e.g. audiovisual, digital material, etc.)	<p>REQUIRED MATERIAL: N/A</p> <p>RECOMMENDED MATERIAL:N/A</p>
COMMUNICATION REQUIREMENTS:	<p>Daily access to the course's site on the College's Blackboard CMS. Communication using proper written and oral English. Use of word processing and/or presentation graphics software for documentation of assignments.</p>
SOFTWARE REQUIREMENTS:	<p>MS-Office Cedar Logic MS-Visio</p>
WWW RESOURCES:	<p>Computer Organization and Design Course Web Site: http://williamstallings.com/COA5e.html</p>
INDICATIVE CONTENT:	<ol style="list-style-type: none"> 1. DIGITAL LOGIC CIRCUITS <ol style="list-style-type: none"> 1.1. Digital computers 1.2. Logic gates 1.3. Boolean algebra 1.4. Map simplification 1.5. Combinational circuits and flip flops 1.6. Sequential circuits 2. DIGITAL COMPONENTS <ol style="list-style-type: none"> 2.1. Integrated circuits 2.2. Decoders <ol style="list-style-type: none"> 2.2.1. NAND gate decoder and decoder expansion 2.2.2. Encoders 2.3. Multiplexers 2.4. Registers 2.5. Binary counters 2.6. Memory unit

	<ul style="list-style-type: none">3. DATA REPRESENTATION<ul style="list-style-type: none">3.1. Data types<ul style="list-style-type: none">3.1.1. Octal and hexadecimal numbers3.1.2. Decimal and alphanumeric representation3.2. Complements4. REGISTER TRANSFER AND MICROOPERATIONS<ul style="list-style-type: none">4.1. Register transfer4.2. Bus and memory transfers4.3. Arithmetic microoperations<ul style="list-style-type: none">4.3.1. Binary adder, adder-subtractor, and incrementer4.3.2. Arithmetic circuit4.4. Logic microoperations<ul style="list-style-type: none">4.4.1. List of logic microoperations4.4.2. Hardware implementation4.5. Shift microoperations4.6. Arithmetic logic shift unit5. BASIC COMPUTER ORGANIZATION AND DESIGN<ul style="list-style-type: none">5.1. Instruction codes5.2. Computer registers5.3. Computer instructions5.4. Timing and control5.5. Instruction cycle5.6. Memory-reference instructions5.7. Input-output and interrupt5.8. Design of basic computer<ul style="list-style-type: none">5.8.1. Control logic gates5.8.2. Control of registers and memory5.8.3. Control of flip-flops and common bus5.9. Design of accumulator logic6. MEMORY ORGANIZATION<ul style="list-style-type: none">6.1. Memory hierarchy6.2. Main memory<ul style="list-style-type: none">6.2.1. Ram and rom chips6.2.2. Memory address map6.2.3. Memory connection to CPU6.3. Auxiliary storage6.4. Cache memory mapping and initialization6.5. Virtual memory mapping and page replacement6.6. Memory management hardware<ul style="list-style-type: none">6.6.1. Segmented-page mapping6.6.2. Memory protection
--	---